

Heterogeneous Embedded Multicore Design Graduate Education in ENSTA PARIS: A 5 years Feedback

Omar Hammami
ENSTA PARIS
828 Bvd des Maréchaux
91762 Palaiseau
France
hammami@ensta.fr

Outline

- Introduction
- Embedded multicore
- Training and education
- Training architecture Sept – January Span (42 H)
- HLS course and project
- Embedded Multicore course and project
- Students projects
- Conclusion and perspectives


Introduction - Motivation

- Embedded systems are widespread and in strong growth in multiple industries (defense/aerospace/communications/transport/...)
- Complexity of embedded systems is increasing with Moore's Law exponential growth
- Embedded systems a strategic technology in defense companies with no outsourcing possibilities
- Systems complexity in industry requires sustained and matching increased engineering skills
- Semiconductors industry growth can't keep up without matching skills and associated design productivity

Heterogeneous Embedded Multicore

- Multicore have emerged strongly in embedded devices (cellphones, industrial equipments, etc^o)
- Homogeneous Multicore (a.k.a symmetric) present same embedded processor configuration
- Embedded systems offer the opportunity of full customization of embedded IPs: configurable soft IP processors, Network on Chip, hardware accelerators , embedded memories, to match performance, resources and cost constraints
- Heterogeneous embedded multicore mixes heterogeneous embedded processors IP and HW accelerators
- FPGA offers a natural testbed for Heterogeneous Embedded Multicore (a.k.a HMP – Heterogeneous Multi-core Processing)

Heterogeneous Embedded Multicore Architecture – Single Chip



- Fully customizable Ips
- Design Space Exploration
- NP-hard problem

Training and Education

- Graduate level education in ENSTA PARIS: ROB306 (HLS and Hardware accelerators) and ROB307 (Heterogeneous Embedded Multicore MPSOC)
- **Objectives on FPGA Platforms (Xilinx) :**
 1. design, implementation and optimization of complex embedded systems
 2. discover, understand and master potentials of FPGA Technology
 3. design of hardware accelerators under energy/area/performance constraints
 4. design of embedded multicore with emphasis on NOCs (Network on Chips)
 5. Parallel programming
 6. Automatic Design Space Exploration and MDAO
- Strong interaction with industry for embedded systems skills requirements (Qualcomm, Arteris, SiPearl, MBDA, ...): internships/job opportunities/research programs

Training Architecture


2 graduate courses 2 x 21H – Sept - Dec

ROB 306

HLS – FPGA – HW-Sw Codesign
 Zedboard – Vivado CAD tool
 HLS project 1
 Zedboard execution – IVVQ
 Zynq Book and Tutorials
 Reference

ROB 307

Network on Chip (AXI)
 Heterogeneous Multicore
 Project 2
 5 processors multicore
 ARM9 + 4 MB
 + HW accelerators
 Zedboard execution IVVQ



Zynq-7000 SoC Block Diagram







Figure 1: A basic model of the design flow for Zynq SoC

Embedded Systems Hw-Sw Codesign




: The design flow for Zynq SoC (expanded model)


ROB 306 – Hw/Sw Codesign

- **Q1.** PC software performance evaluation – algorithms variations, compiler options explorations, parallel programming (multi-threads, OpenMP, etc...)
- **Q2.** Embedded processor Performance evaluation ARM9 – C code Vivado 2019 SDK – explore all possible optimizations microarchitecture du processeur (caches, branch prediction superscalar execution units , dual-core)
- **Q3.** HLS Design, synthesis and synthesis options exploration – Performance/Area tradeoffs latency, bandwidths – resources XC7Z020 (logic cells (% de 85K), LUTs (% de 53200), Block RAM (% de 4,9 Mb), DSP slices (% de 220). TCL exploration
- **Q4.** Hardware Implementation on zedboard and execution
- **Q5.** Automatic Design Space Exploration of Hw accelerator inside the embedded systems structure

Students Group organization




Xilinx Zynq and Zedboard




	Cost-Optimized Devices					Mid-Range Devices				
Device Name	Z-7007S	Z-7012S	Z-7014S	Z-7010	Z-7015	Z-7020	Z-7030	Z-7045	Z-7045	Z-7100
Part Number	KC72007S	KC72012S	KC72014S	KC72010	KC72015	KC72020	KC72030	KC72045	KC72045	KC72100
Processor Core	ARM® Cortex™-A9 MPCore™ Single-Core Up to 766MHz					ARM® Cortex™-A9 MPCore™ Dual-Core Up to 866MHz				
Processor Extensions	NEON™ SIMD Engine and Single-Precision Floating-Point Unit per processor					NEON™ SIMD Engine and Single-Precision Floating-Point Unit per processor				
L1 Cache	32KB Instruction, 32KB Data per processor					32KB Instruction, 32KB Data per processor				
L2 Cache	512KB					512KB				
On-Chip Memory	256KB					256KB				
External Memory Support	DDR3, DDR2, LPDDR2					DDR3, DDR2, LPDDR2				
External Static Memory Support	2x Quad-SPI, NAND, NOR					2x Quad-SPI, NAND, NOR				
DMA Channels	8 (4 dedicated to PL)					8 (4 dedicated to PL)				
Peripherals	2x UART, 2x CAN, 2x USB 2.0 (OTG), 2x RS485, 2x I2C, 2x SPI, 4x 32b GPIO					2x UART, 2x CAN, 2x USB 2.0 (OTG), 2x RS485, 2x I2C, 2x SPI, 4x 32b GPIO				
Peripherals w/ built-in DMA	2x USB 2.0 (OTG), 2x RS485, 2x I2C, 2x SPI, 4x 32b GPIO					2x USB 2.0 (OTG), 2x RS485, 2x I2C, 2x SPI, 4x 32b GPIO				
Security	AES and SHA 256b Decryption and Authentication for Secure Boot					AES and SHA 256b Decryption and Authentication for Secure Boot				
Processing System to Programmable Logic Interface Ports (Primary Interfaces & Interrupts Only)	4x AXI 64b AC, 16 Interrupts					4x AXI 64b AC, 16 Interrupts				
7-Series FC Equivalents	Arty-7 23K	Arty-7 55K	Arty-7 65K	Arty-7 28K	Arty-7 78K	Kintex-7 175K	Kintex-7 275K	Kintex-7 350K	Kintex-7 444K	Kintex-7 444K
Look-Up Tables (LUTs)	14,400	34,400	40,600	17,600	46,200	53,200	78,600	171,900	218,600	277,400
Flip-Flops	28,800	68,800	81,000	35,200	92,400	106,800	157,000	343,800	437,200	554,800
Total Block RAM (K 36Kb Blocks)	150	773	1,077	660	1,951	1,400	2,651	5,600	15,450	25,551
DSP Slices	66	120	170	80	168	220	400	900	2,020	2,020
Logic Resources	Arty-7 23K	Arty-7 55K	Arty-7 65K	Arty-7 28K	Arty-7 78K	Kintex-7 175K	Kintex-7 275K	Kintex-7 350K	Kintex-7 444K	Kintex-7 444K
Analog Mixed Signal (AMS) / XADC	2x 12 bit, MSPS Asynchronous					2x 12 bit, MSPS Asynchronous				
Security	AES and SHA 256b Decryption & Authentication for Secure Boot					AES and SHA 256b Decryption & Authentication for Secure Boot				
Commercial	-1					-1				
Extended	-2					-2, -3				
Industrial	-1, -2					-1, -2, -2L				

Zynq-7000 SoC Block Diagram




Multicore

AXI Crossbar



Sparse Crossbar Write and Read Data Pathways

Q1. Network on chip (NOC) 3x3




Exemple:


https://drive.google.com/drive/folders/1Mlse0ENNUip1Cd_axxJYRaN9nohlsSbK?usp=sharing

Q1. Network on chip (NOC) 3x3

- Q1.1 NOC Design and latency/bandwidth analysis through simulation
- Q1.2 NOC implementation on Zynq and Board execution – Explore NOC options
- Q1.3 NOC Place and route improvements
- Q1.4 Test and validation on zedboard.
 - [AXI Traffic Generator v3.0 LogiCORE IP Product Guide Vivado Design Suite PG125 February 11, 2019](#)
 - [AXI Interconnect v2.1 LogiCORE IP Product Guide Vivado Design Suite PG059 Dec. 20, 2017](#)




Q2. Multicore 3 cores : 1 ARM 2 Microblaze v.1



https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_2/ug984-vivado-microblaze-ref.pdf

Q2. Multicore 3 cores : 1 ARM 2 Microblaze customization



MicroBlaze Core Block Diagram

Microblaze interface signals

- **M_AXI_DP:** Peripheral Data Interface, AXI4-Lite or AXI4 interface
 - **M_AXI_IP:** Peripheral Instruction interface, AXI4-Lite interface
-
- **M0_AXIS..M15_AXIS:** AXI4-Stream interface master direct connection interfaces
 - **S0_AXIS..S15_AXIS:** AXI4-Stream interface slave direct connection interfaces
 - **M_AXI_DC:** Data-side cache AXI4 interface
 - **M_ACE_DC:** Data-side cache AXI Coherency Extension (ACE) interface
 - **M_AXI_IC:** Instruction-side cache AXI4 interface
 - **M_ACE_IC:** Instruction-side cache AXI Coherency Extension (ACE) interface
 - **Core: Miscellaneous signals for: clock, reset, interrupt, debug, trace**
 - **ILMB:** Instruction interface, Local Memory Bus (BRAM only)
 - **DLMB:** Data interface, Local Memory Bus (BRAM only)

Q2. Multicore 3 cores : 1 ARM 2 Microblaze

- Q2.3 synthesis place and route multicore frequency ?
- Q2.4 clock frequencies – multi-clock

Configurations Microblaze (1/3)

Table 2-1: Configurable Feature Overview by MicroBlaze Version

Feature	MicroBlaze versions					
	v9.3	v9.4	v9.5	v9.6	v10.0	v11.0
Version Status	deprecated	deprecated	deprecated	deprecated	deprecated	preferred
Processor pipeline depth	3/5	3/5	3/5	3/5	3/5/8	3/5/8
Local Memory Bus (LMB) data side interface	option	option	option	option	option	option
Local Memory Bus (LMB) instruction side interface	option	option	option	option	option	option
Hardware barrel shifter	option	option	option	option	option	option
Hardware divider	option	option	option	option	option	option
Hardware debug logic	option	option	option	option	option	option
Stream link interfaces	0-16 AXI	0-16 AXI	0-16 AXI	0-16 AXI	0-16 AXI	0-16 AXI
Machine status set and clear instructions	option	option	option	option	option	option
Cache line word length	4, 8	4, 8	4, 8, 16	4, 8, 16	4, 8, 16	4, 8, 16
Hardware exception support	option	option	option	option	option	option
Pattern compare instructions	option	option	option	option	option	option
Floating-point unit (FPU)	option	option	option	option	option	option

Configurations Microblaze (2/3)

Table 2-1: Configurable Feature Overview by MicroBlaze Version (Cont'd)

Feature	MicroBlaze versions					
	v9.3	v9.4	v9.5	v9.6	v10.0	v11.0
Disable hardware multiplier ¹	option	option	option	option	option	option
Hardware debug readable ESR and EAR	Yes	Yes	Yes	Yes	Yes	Yes
Processor Version Register (PVR)	option	option	option	option	option	option
Area or speed optimized	option	option	option	option	option	option
Hardware multiplier 64-bit result	option	option	option	option	option	option
LUT cache memory	option	option	option	option	option	option
Floating-point conversion and square root instructions	option	option	option	option	option	option
Memory Management Unit (MMU)	option	option	option	option	option	option
Extended stream instructions	option	option	option	option	option	option
Use Cache Interface for All I-Cache Memory Accesses	option	option	option	option	option	option
Use Cache Interface for All D-Cache Memory Accesses	option	option	option	option	option	option
Use Write-back Caching Policy for D-Cache	option	option	option	option	option	option
Branch Target Cache (BTC)	option	option	option	option	option	option


Configurations Microblaze (3/3)

Streams for I-Cache	option	option	option	option	option	option
Victim handling for I-Cache	option	option	option	option	option	option
Victim handling for D-Cache	option	option	option	option	option	option
AXI4 (M_AXI_DP) data side interface	option	option	option	option	option	option
AXI4 (M_AXI_IP) instruction side interface	option	option	option	option	option	option
AXI4 (M_AXI_DC) protocol for D-Cache	option	option	option	option	option	option
AXI4 (M_AXI_IC) protocol for I-Cache	option	option	option	option	option	option
AXI4 protocol for stream accesses	option	option	option	option	option	option
Fault tolerant features	option	option	option	option	option	option
Force distributed RAM for cache tags	option	option	option	option	option	option
Configurable cache data widths	option	option	option	option	option	option
Count Leading Zeros instruction	option	option	option	option	option	option
Memory Barrier instruction	Yes	Yes	Yes	Yes	Yes	Yes
Stack overflow and underflow detection	option	option	option	option	option	option
Allow stream instructions in user mode	option	option	option	option	option	option


Q2. Multicore 3 cores : 1 ARM 2 Microblaze

- **Q2.4** Explorations options Microblaze: (*Barrel shifter, multiplier, divider, FPU, BTC, Icache, Dcache*)
- synthesis place and route multicore DSE


Multicore multi-clock




Q3. programming Application



3 programs F1, F2 et F3 executing separately





Ips integration





Place Design (11 errors)

- [Place 30-640] Place Check : This design requires more Slice LUTs cells than are available in the target device. This design requires 77466 of such cell types but only 53200 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning. (8 more like this)


Chip Area



Power



Heterogeneous Embedded Multicore : ARM9 (dual core) + 4 MB Embedded Processor with NOC and Hardware accelerators



Conclusion and perspectives

- A intensive course on embedded systems and heterogeneous embedded multicore
- Highly appreciated by industry partners (ARM, Qualcomm, etc...)
- Skills mastering and understanding confirmed over the years
- Quality projects and strong investments from ENSTA students
- Tools learning curves an issue and increasingly complex and memory demanding (students laptop issues)
- Online supports a must with projects sharing through collaborative platforms (drive,etc...)
- **No Black-Box design** : down to synthesis place and route implementation

Conclusion and perspectives

- **Objectives on FPGA Platforms (Xilinx) :**
 1. design, implementation and optimization of complex embedded systems
 2. discover, understand and master potentials of FPGA Technology
 3. design of hardware accelerators under energy/area/performance constraints
 4. design of embedded multicore with emphasis on NOCs (Network on Chips)
 5. Parallel programming
 6. Automatic Design Space Exploration and MDAO
- Objectives reached and in evolution

Robot Clearpath Robotics – Husky





Image processing and vision
Path planning and obstacle avoidance
Autonomous robotics

Référence : <https://clearpathrobotics.com/>



EN
Paris



Périmètre ⓘ
1439,03 m ▾

Zone
98 955,1 m² ▾

↻ Mesurer une distance

Gymnase

Gymnase

Bâtiment E

Bâtiment S

Bâtiment T

Stade Yves du Manoir

Salle polyvalente T6

Bâtiment 17

ENSTA Paris

ENSTA Paris

Résidence Schaeffer
Bâtiment 79

Résidence Lemonnier
Bâtiment 75

Résidence Schaeffer
Bâtiment 76

Thanks to our partners and contributors




Hervé Le Provost – Research Engineer – Adjunct Professor ENSTA PARIS

ARTERIS IP

Qualcomm



SIPEARL



INSTITUT
POLYTECHNIQUE
DE PARIS